

16 INTERFACE 임 CONTROLER


<u>۳</u> > MEMORY 5 INTERFACE UNIT BOTH REGISTERS STORE THE LAST DATA EXCHANGED REGISTER ONLY INVERTED BITS ARE TRANSFERRED AS PULSES | 12 | | REGISTER


TO MEMORY CORE MEMORY 13 REGISTER 15 OF MEMORY 7 0000 EX-OR 7 1011 EX-OR 1010 EX-OR 1000 EX-OR 000 TRANSFERRED DATA (INVERTED BITS) DATA BUS 16 0010 1011 1001 1000 EX-OR EX-OR EX-OR EX-OR REGISTER 12 OF CONTROLER 0000 1010 101 1000 000 WRITE DATA CONTROLER 10 1010 101 1000 000 COMMAND REFRESH WRITE WRITE WRITE Θ 0 **©** 4 6


FIG.1B
















FIG.7









FIG. 11







FIG. 12










FIG.14












FIG.20






FIG.21












FIG.24A



DATA TO BE TRANSFERRED (INVERTED BITS ONLY) THEN

REPRESENTATIVE DATA IS TRANSFERRED FIRST.

THEN SIGNAL INDIGATING WHICH BITS ARE TO BE INVERTED IS TRANSFERRED.



-IG.24B

FIG.25

